Design with Calibre

The industry-leading Calibre toolsuite provides physical verification (DRC), circuit verification (LVS, PEX), and reliability verification (PERC), as well as Calibre DFM optimization, to ensure IC designs will deliver the power, performance, and foundry yield today’s markets demand. Across all process nodes and design styles, innovative functionality ensures the Calibre toolsuite provides accurate, efficient, comprehensive IC verification while minimizing resources and tapeout schedules.

Filter by:

Latest posts

Tom Quan is now officially retired from TSMC

October 22, 2024

For those of us in Semiconductor Ecosystem, watching the TSMC OIP (Open Innovation Platform) evolve from a fledgling foundry event…

By Design With Calibre
2 MIN READ

Enhanced short isolation process for faster circuit verification

October 21, 2024

By Ritu Walia Repetitive layout vs. schematic (LVS) runs can significantly delay project timelines. A huge number of shorted nets…

By Design With Calibre
4 MIN READ

Unveiling the future of 3DIC design with Calibre 3DThermal

October 9, 2024

By Lee Wang The semiconductor industry is undergoing a transformative shift from traditional 2D integrated circuit (IC) designs to more…

By Design With Calibre
4 MIN READ

Navigating the complex world of resistance extraction for curvilinear shapes in IC designs

September 26, 2024

By Nada Tarek As integrated circuit (IC) designs continue to push the boundaries of what’s possible, we’re seeing an explosion…

By Design With Calibre
4 MIN READ

Optimal ESD protection with Calibre PERC and Solido Simulation Suite

September 17, 2024

By Neel Natekar Integrated circuit (IC) reliability engineers face the dual challenge of ensuring robust electrostatic discharge (ESD) protection without…

By Design With Calibre
4 MIN READ

Cloud Flight Plans enable cost-effective use of the cloud for peak productivity

September 5, 2024

By Chris Clee You might ask, “What on Earth is a Cloud Flight Plan?” It’s a collection of best practices…

By Design With Calibre
4 MIN READ

Faster design verification with Calibre nmLVS Recon Compare

August 22, 2024

By Wael ElManhawy Layout versus schematic (LVS) comparison is a fundamental step in integrated circuit (IC) design verification. It ensures…

By Design With Calibre
4 MIN READ

Cracking the code: ensuring reliability and performance in IC design with EM/IR analysis

August 5, 2024

By Karen Chow and Joel Mercier Integrated circuits (ICs) are everywhere, powering everything from washing machines and TVs to medical…

By Design With Calibre
6 MIN READ

Shift left for more efficient block design and chip integration

July 26, 2024

Block/chip integration is a lot more complicated than it gets credit for. On the face of it, chip integration just…

By Design With Calibre
6 MIN READ