Latest Posts

Custom & digital layout designers…Use the Calibre RealTime Platform to close DRC fixes faster.

By Srinivas Velivala Douglas Adams, who wrote The Hitchhiker’s Guide to the Galaxy, once said of deadlines, “I love deadlines….

LVS Zero to Hero in 3 Easy Steps

By James Paris When it comes to system-on-chip (SoC) physical verification turnaround-time, layout vs. schematic (LVS) verification can make or…

Improve your layout load time without capital investment?

By Roger Kang How many times has this happened to you—you waited for an hour to complete the loading of…

Direct write DEF is DEFinitely the way to go for DFM back-annotation

By Armen Asatryan, James Paris DFM back-annotation to P&R Back-annotation of DFM changes to P&R databases can be a pain….

Interactive symmetry checking for analog/custom ICs: Faster, easier, more accurate

By Sara Khalaf While the reliability and performance of multiple types of designs such as analog, MEMs, and image sensors…

Optimizing design implementation with Calibre LEF/DEF technology

By James Paris and Armen Asatryan Ever hear the saying “When all you have is a hammer, everything looks like…

Curves ahead for IC manufacturing

By John Sturtevant It turns out that the ideal mask pattern to print such a circle is in fact a…

Building the bridge between GDS and OASIS

By Shelly Stalnaker Switching from GDS to OASIS format can bring a host of benefits, but only if you make…

Does your parasitic extraction work in 5G IC designs?

By Salma Ahmed and Karen Chow The next-generation 5G mobile communication network is a heterogeneous network providing significant performance advantages…