Verification

Filter by:
No to Know VIP – Part 3

No to Know VIP – Part 3

November 16, 2015

Thus far we have talked about the importance of having a VIP which is easy to connect to the DUT…

By Pradeep Salla
4 MIN READ
Ready for a Verification Extravaganza in the Land of Verification Engineers?

Ready for a Verification Extravaganza in the Land of Verification Engineers?

August 25, 2015

I have always been wanting to contribute to the growing verification engineering community in India, which Mentor’s CEO Wally Rhines…

By Pradeep Salla
2 MIN READ
Part 11: The 2014 Wilson Research Group Functional Verification Study

Part 11: The 2014 Wilson Research Group Functional Verification Study

August 10, 2015

ASIC/IC Power Trends This blog is a continuation of a series of blogs related to the 2014 Wilson Research Group…

By Harry Foster
3 MIN READ
Part 6: The 2014 Wilson Research Group Functional Verification Study

Part 6: The 2014 Wilson Research Group Functional Verification Study

June 3, 2015

FPGA Language and Library Trends This blog is a continuation of a series of blogs related to the 2014 Wilson…

By Harry Foster
4 MIN READ
An Agile Evolution in SoC Verification Panel @ DAC

An Agile Evolution in SoC Verification Panel @ DAC

June 2, 2015

This year we are trying something new at the Verification Academy booth during next week’s 2015 Design Automation Conference.  We’ve…

By Harry Foster
2 MIN READ
Part 4: The 2014 Wilson Research Group Functional Verification Study

Part 4: The 2014 Wilson Research Group Functional Verification Study

April 21, 2015

FPGA Verification Effectiveness Trends This blog is a continuation of a series of blogs related to the 2014 Wilson Research…

By Harry Foster
3 MIN READ
Part 3: The 2014 Wilson Research Group Functional Verification Study

Part 3: The 2014 Wilson Research Group Functional Verification Study

April 1, 2015

FPGA Effort Verification Trends (Continued) This blog is a continuation of a series of blogs related to the 2014 Wilson…

By Harry Foster
3 MIN READ
ARM® Techcon Paper Report: How Microsoft Saved 4 Man-Months Meeting Their Coverage Closure Goals Using Automated Verification Management & Formal Apps

ARM® Techcon Paper Report: How Microsoft Saved 4 Man-Months Meeting Their Coverage Closure Goals Using Automated Verification Management & Formal Apps

November 17, 2014

Few verification tasks are more challenging than trying to achieve code coverage goals for a complex system that, by design,…

By Joe Hupcey III
4 MIN READ
The FPGA Verification Window Is Open

The FPGA Verification Window Is Open

May 7, 2014

My Feb. 4 post introduced Mentor Graphics’ three-step FPGA verification process intended to help design teams get out of the…

By Danny Santoro
< 1 MIN READ