Filter by:

Latest Posts

IEEE Standards Association Awards Ceremony

Congratulation Peter! At the December 5, 2009 IEEE SA Awards Ceremony, the “Ron Waxman Design…

ABV and being from Missouri…

The last industry project I worked on, before joining EDA, was an advanced chip set…

Time hogs, blogs, and evolving underdogs…

I realized a few years back that “time” is an engineer’s most precious resource. It…

Full House – and this is no gamble!

SystemVerilog proved to be a “royal flush” of a reason for 100’s of people to…

Welcome to the Verification Horizons Blog!

Hi Everyone, As Editor of the Verification Horizons newsletter, it is my pleasure to welcome…

SystemVerilog: The finer details of $unit versus $root.

Another installment of “Longwinded Answers to Frequent SystemVerilog Questions: $root versus $unit” Believe me –…

SystemVerilog Coding Guidelines

I have lots of blog entries about 95% ready to publish. This entry is from…

The Language versus The Methodology

I’ve been around simulation and synthesis languages for a while; back when you needed an…

Are Program Blocks Necessary?

That’s a frequent SystemVerilog question I’m asked (and asked). Program blocks came directly from donation…