Verification Horizons

Filter by:

Featured posts

Circuit board with chip and binary data depicting interface Protocol Verification

Announcing Avery UCIe 2.0 Verification IP from Siemens EDA

August 6, 2024

Announcement: Siemens EDA are excited to announce availability of our Verification IP products for UCIe version 2.0, coincident with today’s…

By Gordon Allan
3 MIN READ

Latest posts

Securing the Future: A Deep Dive into Cryptography and Data Protection

October 11, 2024

In today’s hyper-connected world, safeguarding data is more critical than ever. Information flows seamlessly across networks, making it essential to…

By Suprio Biswas
4 MIN READ

Celebrating the Approval of Portable Test and Stimulus Standard (PSS) 3.0

October 9, 2024

Accellera Systems Initiative has recently announced the approval of the Portable Test and Stimulus Standard (PSS) 3.0, marking a significant milestone in…

By Dennis Brophy
3 MIN READ

The osmosis formal verification conference celebrates its 5th anniversary this October 17!

September 26, 2024

Calling all formal verification enthusiasts: We are excited to invite you to osmosis 2024, marking the 5th anniversary of this…

By Joe Hupcey III
2 MIN READ

Transforming AI with HBM: Siemens’ Avery VIP powers Rambus’ Industry-First HBM4 Memory Controller

September 18, 2024

The semiconductor industry is entering a new era, driven by advancements in memory technology and the growing influence of artificial…

By Vivek Kaliki
2 MIN READ

Exploring essential concepts in Formal Verification

September 18, 2024

What is a witness? is it the same as a counterexample? A witness is a sequence of inputs that demonstrates…

By Nicolae Tusinschi
3 MIN READ

Assertions and benefits of abstractions in Formal Verification

September 11, 2024

How are assertions specified? Assertions are typically specified using languages like SystemVerilog Assertions (SVA) or Property Specification Language (PSL). These…

By Nicolae Tusinschi
3 MIN READ

Siemens EDA at DVCon India 2024: Join Us for an Exciting Lineup!

September 5, 2024

We are thrilled to announce Siemens EDA’s participation in DVCon India 2024, taking place on September 18-19 at the Radisson Blu in Marathahalli, Bangalore. This year’s event promises to be a hub of innovation and knowledge-sharing, and we are excited to be a part of it.

Siemens EDA will be showcasing a range of informative sessions and exhibits designed to help you engineer a smarter future faster.

By Dennis Brophy
2 MIN READ

Understanding Formal Verification

September 5, 2024

What is formal verification? Formal verification is a method to ensure that a hardware design behaves as intended by using…

By Nicolae Tusinschi
2 MIN READ

Jump-Start Your UVM Journey with UVM Framework (UVMF)

September 4, 2024

Bob Oden shares insights on how the Universal Verification Methodology Framework (UVMF) is revolutionizing the verification landscape. UVMF is an advanced toolset that…

By Dennis Brophy
2 MIN READ