Impacts of 3D IC on the future

3D IC technology development started many years ago well before the slowing down of Moore’s law benefits became a topic…

System-level, post-layout electrical analysis for high-density advanced packaging (HDAP)

HDAP designs like FOWLP need post-layout simulation (analog) and post-layout STA (digital) flows to augment basic physical verification DRC and LVS.

Crossing the chasm: Bringing SoC and package verification together

3D IC package designers need assembly-level LVS for HDAP verification.

The Five Keys to Next-Generation IC Packaging Design: Part 1

Part 1: An advanced IC packaging design and verification solution For many applications, next generation IC packaging is the best…

Megatrends of advanced IC packaging solutions 

Over last 2-3 years, everyone has been talking about Moore’s “Law” becoming invalid. Even if it does, we will continue…

Getting your metal fill right

If you’re involved in semiconductor package design using routable substrates — that is, as opposed to leadframe based — then…

Semiconductor package design market trends: 2023 forecast from Siemens EDA

Semiconductor package design industry in 2023 expects to see accelerated growth of heterogeneous integration resulting emergence and adoption of new technology.