News

Filter by:
Watch & Learn: Reducing Time-to-Support

Watch & Learn: Reducing Time-to-Support

February 26, 2018

By Srinivas Velivala – Mentor, A Siemens Business If you’re a chip designer or a CAD person trying to figure…

By Calibre IC Design & Manufacturing
4 MIN READ
Simplify and speed up early floorplan verification with incremental interface DRC

Simplify and speed up early floorplan verification with incremental interface DRC

February 13, 2018

By James Paris – Mentor, A Siemens Business In early floorplan verification, incomplete blocks produce numerous interface errors. Incremental interface…

By Calibre IC Design & Manufacturing
3 MIN READ
Establishing a reliability baseline provides confidence and consistency

Establishing a reliability baseline provides confidence and consistency

February 6, 2018

By Matthew Hogan – Mentor, A Siemens Business Design companies must establish baseline robustness and reliability criteria throughout the entire…

By Calibre IC Design & Manufacturing
3 MIN READ
Get to yield ramp faster…even with new design styles

Get to yield ramp faster…even with new design styles

January 30, 2018

By Wael Manhawy and Joe Kwan – Mentor, A Siemens Business Having trouble ramping yield for new, unproven design styles? Experiments…

By Calibre IC Design & Manufacturing
3 MIN READ
HDAP connectivity verification—what’s your solution?

HDAP connectivity verification—what’s your solution?

January 23, 2018

By Tarek Ramadan – Mentor, A Siemens Business New HDAP designs like FO-WLP require package-level connectivity verification tools and processes….

By Calibre IC Design & Manufacturing
3 MIN READ
What’s New in Multi-Patterning?

What’s New in Multi-Patterning?

January 17, 2018

If you work with multi-patterning technology, you know it is a constantly-evolving process. From the addition of new multi-patterning techniques…

By Calibre IC Design & Manufacturing
2 MIN READ
Tiny Chips, Big Challenges: Full-Chip Electrical Reliability

Tiny Chips, Big Challenges: Full-Chip Electrical Reliability

January 9, 2018

Need to ensure your chip performs in the real world? The Calibre PERC reliability platform provides fast, accurate, verification for…

By Calibre IC Design & Manufacturing
3 MIN READ
Can machine learning and neural networks accurately predict post-deposition profiles for CMP modeling?

Can machine learning and neural networks accurately predict post-deposition profiles for CMP modeling?

January 3, 2018

By Ruben Ghulghazaryan and Jeff Wilson – Mentor, A Siemens Business We experimented with machine learning and neural networks for…

By Calibre IC Design & Manufacturing
3 MIN READ
Waiver headaches? We have a cure for that…

Waiver headaches? We have a cure for that…

December 27, 2017

By James Paris – Mentor, A Siemens Business Creating a standardized IP waivers database to deliver with physical IP libraries…

By Calibre IC Design & Manufacturing
2 MIN READ