Transistor level ESD verification in large SoC designs
October 31, 2016
Dina Medhat, Mentor Graphics ESD protection is critical, but difficult to verify. Using voltage propagation and logic-aware checks can help
By Calibre IC Design & Manufacturing
4 MIN READ