ESD protection

Filter by:

Navigating ESD challenges in 2.5D/3D ICs: A guide to robust automated verification

November 19, 2024

By Dina Medhat Electrostatic discharge (ESD) events cause severe damage to unprotected integrated circuits (ICs). ESD events cause severe damage…

By Design With Calibre
3 MIN READ

Optimal ESD protection with Calibre PERC and Solido Simulation Suite

September 17, 2024

By Neel Natekar Integrated circuit (IC) reliability engineers face the dual challenge of ensuring robust electrostatic discharge (ESD) protection without…

By Design With Calibre
4 MIN READ

Help! I’m not an ESD expert! Reducing ESD verification complexity

February 9, 2023

By Abdellah Bakhali If you’re not an electrostatic discharge (ESD) expert (and let’s face it, most of us aren’t), verifying…

By Design With Calibre
3 MIN READ

Plug and Play ESD protection

November 9, 2022

By Mark Tawfik Electrostatic discharge (ESD) is the discharge of static electrical current when two objects come into contact. One…

By Design With Calibre
2 MIN READ

What’s an ESD design window, and why do I care?

October 6, 2022

By Derong Yan As we move to advanced semiconductor process nodes, electrostatic discharge (ESD) issues have become more critical in…

By Design With Calibre
2 MIN READ

Do you trust the reliability of your 2.5D/3D IC package designs?

March 9, 2022

By Dina Medhat 2.5D/3D ICs have become an innovative solution for many design and integration challenges. Basic physical verification for…

By Design With Calibre
3 MIN READ

Is there a quick and easy way to calculate P2P resistance or current density between any two coordinates in my IC design layout?

February 28, 2022

By Li Li Why, yes, there is! As you know, Calibre® PERC™ logic-driven layout (LDL) current density (CD) and point-to-point…

By Design With Calibre
< 1 MIN READ

In the EDA world, efficiency + ease of use = productivity (and profitability!)

October 21, 2021

By Shelly Stalnaker Electronic design automation (EDA) grew out of the need to make it easier and faster to design…

By Design With Calibre
2 MIN READ

Caution! Avoid detours when improving resistance on ESD paths

August 19, 2021

By Derong Yan As overall transistor dimensions shrink, integrated circuit (IC) chip designs become more sensitive to the damage caused…

By Design With Calibre
2 MIN READ