PERC

Filter by:

Do you need an automated ESD verification methodology for 2.5D/3D ICs? If so, read on…

July 8, 2021

By Dina Medhat Electrostatic discharge (ESD) events cause severe damage to unprotected integrated circuits (ICs). You already know that, of…

By Calibre IC Design & Manufacturing
2 MIN READ

Turn IC verification challenge from a hard slog into a walk in the park by using static checks

May 19, 2021

By Neel Natekar As integrated circuits (ICs) grow in complexity, they create new challenges for IC verification flows and electronic…

By Calibre IC Design & Manufacturing
2 MIN READ

Give me my space! Why high voltage and multiple power domain designs need automated context-aware spacing checks

April 20, 2021

By Sherif Hany and Abdellah Bakhali Regardless of which technology node they’re using, design houses that create high-voltage and multiple…

By Calibre IC Design & Manufacturing
2 MIN READ

Building a strong reliability foundation with Calibre PERC

March 9, 2021

By Matthew Hogan How are you handling your reliability verification right now? Custom reliability verification? No reliability verification? How confident…

By Calibre IC Design & Manufacturing
3 MIN READ

Automated ESD protection verification for 2.5-3D ICs is now a reality

January 28, 2021

Got the mid-winter blahs? The post-New Year letdown? Looking for something to rev you up? How about an automated method…

By Calibre IC Design & Manufacturing
2 MIN READ

Do you have a reliable automated waiver process for reliability verification?

October 13, 2020

By Dina Medhat – Mentor, A Siemens Business Design rule waivers Maybe a design rule that made sense at 22nm…

By Calibre IC Design & Manufacturing
2 MIN READ
A new path for analog design constraints verification

A new path for analog design constraints verification

December 12, 2016

By Dina Medhat, Mentor Graphics Accurate verification of explicitly-defined analog design constraints is crucial for reliability and performance.

By Calibre IC Design & Manufacturing
5 MIN READ
Leveraging Reliability-Focused Foundry Rule Decks

Leveraging Reliability-Focused Foundry Rule Decks

August 12, 2016

By Matthew Hogan, Mentor Graphics Using your foundry’s reliability rule deck early on lets you correct reliability issues while they…

By Calibre IC Design & Manufacturing
4 MIN READ
Interconnect Robustness Depends on Scaling for Reliability Analysis

Interconnect Robustness Depends on Scaling for Reliability Analysis

June 29, 2016

By Matthew Hogan, Mentor Graphics Fast simulation and PEX are both crucial to interconnect robustness verification. Can your tools scale…

By Calibre IC Design & Manufacturing
5 MIN READ