Calibre IC Design & Manufacturing

Stay ahead with our expert insights on advanced IC design and manufacturing. Discover Calibre verification breakthroughs, yield and process improvement strategies and the latest trends driving performance and efficiency in advanced technologies.

Filter by:

Latest posts

IC visualization: Supercharge debug of hidden parasitic threats with Calibre

October 27, 2025

By Omar Elabd If you’ve ever watched your simulation pass with flying colors, only to see your silicon fail in…

By Calibre IC Design & Manufacturing
6 MIN READ

From translator to powerhouse: Calibre V2LVS second generation redefines LVS verification

October 16, 2025

Explore second-generation Calibre Verilog-to-LVS: up to 4X faster runtimes, 92% less memory use, smarter debugging and robust SoC verification for advanced digital designs

By Calibre IC Design & Manufacturing
7 MIN READ

Design rule checking in today’s integrated circuit design environment

October 6, 2025

Explore integrated circuit design rule checking (DRC) in modern integrated circuit design, from increasing complexity to fast-feedback solutions like Calibre nmDRC Recon. Learn use cases, challenges and future trends.

By Calibre IC Design & Manufacturing
9 MIN READ

Boost simulation results with powerful selective net extraction with Calibre xACT

October 1, 2025

By Karen Chow In advanced integrated circuit (IC) design, post-layout parasitic extraction is crucial for accurate performance analysis and optimization….

By Calibre IC Design & Manufacturing
9 MIN READ

Safeguarding IC reliability: Calibre PERC’s latch-up guard ring check

September 23, 2025

Ensure robust latch-up protection in your ICs with Calibre PERC’s comprehensive ESDA verification checks. Identify and resolve issues early, improve reliability, and accelerate time-to-market.

By Calibre IC Design & Manufacturing
4 MIN READ

Driving 3D IC innovation with Calibre multiphysics 

September 18, 2025

Explore how Siemens EDA’s multiphysics workflow helps design teams to overcome the thermal, stress and reliability challenges of 3D ICs. Learn why early, integrated analysis with tools like Calibre 3DSTACK and Innovator3D IC is critical to success in advanced chiplet design.

By Calibre IC Design & Manufacturing
7 MIN READ

Siemens-imec collaboration reduces stochastic failures in EUV lithography by orders of magnitude in wafer-level experimental validation

September 11, 2025

Siemens stochastic-aware OPC reduces EUV stochastic failures at wafer level for SRAM and logic, validating predictive modeling with experimental data.

By Calibre IC Design & Manufacturing
5 MIN READ

Enhancing IC Verification: Smarter solutions for faster, more reliable designs

September 2, 2025

By Jonathan Muirhead Modern chip layouts are more intricate than ever, incorporating a mix of custom and third-party intellectual property…

By Calibre IC Design & Manufacturing
4 MIN READ

Revolutionizing 3D IC design with integrated multiphysics verification

August 12, 2025

By Yoyo Li The semiconductor landscape is always evolving—sometimes quietly, sometimes at breakneck pace. Today, as integrated circuit designs progress…

By Calibre IC Design & Manufacturing
5 MIN READ