Verification Horizons

Filter by:

Latest posts

Assertions and benefits of abstractions in Formal Verification

September 11, 2024

How are assertions specified? Assertions are typically specified using languages like SystemVerilog Assertions (SVA) or Property Specification Language (PSL). These…

By Nicolae Tusinschi
3 MIN READ

Siemens EDA at DVCon India 2024: Join Us for an Exciting Lineup!

September 5, 2024

We are thrilled to announce Siemens EDA’s participation in DVCon India 2024, taking place on September 18-19 at the Radisson Blu in Marathahalli, Bangalore. This year’s event promises to be a hub of innovation and knowledge-sharing, and we are excited to be a part of it.

Siemens EDA will be showcasing a range of informative sessions and exhibits designed to help you engineer a smarter future faster.

By Dennis Brophy
2 MIN READ

Understanding Formal Verification

September 5, 2024

What is formal verification? Formal verification is a method to ensure that a hardware design behaves as intended by using…

By Nicolae Tusinschi
2 MIN READ

Jump-Start Your UVM Journey with UVM Framework (UVMF)

September 4, 2024

Bob Oden shares insights on how the Universal Verification Methodology Framework (UVMF) is revolutionizing the verification landscape. UVMF is an advanced toolset that…

By Dennis Brophy
2 MIN READ

Exciting Times Ahead: DVCon Taiwan and RISC-V Taipei Day 2024

September 3, 2024

For the electronic system design community in Taiwan, you have two pivotal events in the world of design verification and…

By Dennis Brophy
2 MIN READ

Advanced analytics for accelerating RDC verification closure

August 13, 2024

Complex reset mechanisms are embedded in advanced SoCs to meet low-power and high-performance requirements. Multiple reset domains in a design…

By Reetika
2 MIN READ

Portable Stimulus and VIP: Like a Hand in a Glove

August 8, 2024

One of my favorite things about DAC is the ability to share with so many of you some details of…

By Tom Fitzpatrick
2 MIN READ
Circuit board with chip and binary data depicting interface Protocol Verification

Announcing Avery UCIe 2.0 Verification IP from Siemens EDA

August 6, 2024

Announcement: Siemens EDA are excited to announce availability of our Verification IP products for UCIe version 2.0, coincident with today’s…

By Gordon Allan
3 MIN READ

Verification Challenges and Solutions for Multi-Die Systems (UCIe) 

July 29, 2024

Introduction Multi-die systems accelerate the scaling of system functionality, reduce risk, and facilitate the creation of new product variants. However,…

By Vivek Kaliki
2 MIN READ