ic design

Filter by:

Securing your silicon: Why automated IP integrity is non-negotiable in modern SoC design

December 2, 2025

Ensure IP integrity in your SoC designs. Discover how Calibre IP Checker detects hidden IP modifications, prevents costly re-spins and accelerates tape-out.

By Design With Calibre
5 MIN READ

Bridging the gap: Unlock seamless collaboration in IC design with Calibre Connectivity Interface

November 5, 2025

Calibre Connectivity Interface (CCI) seamlessly connects EDA tools for advanced IC design verification. It transforms LVS into a powerful data source, enabling critical analyses like parasitic extraction & power integrity.

By Design With Calibre
5 MIN READ

Boost simulation results with powerful selective net extraction with Calibre xACT

October 1, 2025

By Karen Chow In advanced integrated circuit (IC) design, post-layout parasitic extraction is crucial for accurate performance analysis and optimization….

By Design With Calibre
9 MIN READ

Safeguarding IC reliability: Calibre PERC’s latch-up guard ring check

September 23, 2025

Ensure robust latch-up protection in your ICs with Calibre PERC’s comprehensive ESDA verification checks. Identify and resolve issues early, improve reliability, and accelerate time-to-market.

By Design With Calibre
4 MIN READ

Enhancing IC Verification: Smarter solutions for faster, more reliable designs

September 2, 2025

By Jonathan Muirhead Modern chip layouts are more intricate than ever, incorporating a mix of custom and third-party intellectual property…

By Design With Calibre
4 MIN READ

Revolutionizing 3D IC design with integrated multiphysics verification

August 12, 2025

By Yoyo Li The semiconductor landscape is always evolving—sometimes quietly, sometimes at breakneck pace. Today, as integrated circuit designs progress…

By Design With Calibre
5 MIN READ

How to boost reliability with early-stage reliability checks

July 23, 2025

By Chun-hsiang Chang The rapid expansion of AI-powered consumer electronics is pushing IC manufacturing to the sub-2 nm frontier. To…

By Design With Calibre
4 MIN READ

Navigating 3D IC stress: physical realities and best practices for 3D IC reliability

July 16, 2025

By Shetha Nolke As the semiconductor industry shifts toward heterogeneous 3D ICs, exciting benefits are coming within reach—from smaller footprints…

By Design With Calibre
5 MIN READ

Ensure power domain compatibility by finding missing level shifters with Insight Analyzer

July 9, 2025

By Bhanu Pandey Level shifters are essential for safe, reliable mixed-signal IC design—especially as designers deploy more power domains than…

By Design With Calibre
4 MIN READ