full-chip design

Filter by:

Early circuit verification can get you to tapeout faster…here’s how

February 4, 2021

For the last few years, it’s been hard to see design teams struggling to meet tapeout schedules caused by increasing…

By Design With Calibre
2 MIN READ
Efficient Parasitic Extraction Techniques for Full-Chip Verification

Efficient Parasitic Extraction Techniques for Full-Chip Verification

May 26, 2016

By Yousry Elmaghraby, Mentor Graphics Choosing the best PEX method for your full-chip or SoC design is essential. But how…

By Design With Calibre
6 MIN READ