Design with Calibre

The industry-leading Calibre toolsuite provides physical verification (DRC), circuit verification (LVS, PEX), and reliability verification (PERC), as well as Calibre DFM optimization, to ensure IC designs will deliver the power, performance, and foundry yield today’s markets demand. Across all process nodes and design styles, innovative functionality ensures the Calibre toolsuite provides accurate, efficient, comprehensive IC verification while minimizing resources and tapeout schedules.

Filter by:

Latest posts

3DICs and the multi-physics challenge

December 11, 2023

By John Ferguson Design teams have known since, well, pretty much forever that mechanical stresses and temperature changes can affect…

By Design With Calibre
4 MIN READ

Elevating user experience with UX maturity models

November 29, 2023

By Kirolos George and Reem El Adawi In today’s digital landscape, user experience (UX) plays a crucial role in the…

By Design With Calibre
2 MIN READ

Inspiring the next generation of EDA engineers

November 17, 2023

As the semiconductor market grows, so does the need for qualified engineers throughout the semiconductor ecosystem. Of course, the supply…

By Design With Calibre
4 MIN READ

How to extend DTCO for today’s competitive IC landscape

November 8, 2023

By Le Hong As semiconductor components continue to shrink, the challenges associated with design-for-manufacturing (DFM) and design-technology co-optimization (DTCO) increase….

By Design With Calibre
3 MIN READ

Sanity check: Will automated fill back-annotation help?

October 25, 2023

By James Paris Hey there, custom integrated circuit (IC) design engineers! If you’re knee-deep in the world of IC design,…

By Design With Calibre
2 MIN READ

Streamlining semiconductor verification with the Calibre Interactive interface

October 17, 2023

By Slava Zhuchenya In the world of semiconductors, creating and verifying IC designs is no cakewalk. It’s a complex dance…

By Design With Calibre
3 MIN READ

IC designers: let’s talk about shift left strategies

September 28, 2023

By John Ferguson In the constantly evolving world of electronics, where demands are high for more powerful, efficient, and reliable…

By Design With Calibre
3 MIN READ

Transistor-level EMIR analysis from custom design tools? It’s all about flexibility!

September 20, 2023

By Roger Kang How do you run transistor-level electromigration and voltage drop (EMIR) analysis—command line or an interactive invocation GUI?…

By Design With Calibre
2 MIN READ

Save yourself the time—here’s a way for you to view native block instances from a full-chip context

September 14, 2023

By Ritu Walia Imagine this: You primarily work on the design of a sub-block of an application-specific layout design, or…

By Design With Calibre
< 1 MIN READ