20 Years Ago – 10 Years Ago – Tomorrow (DAC)

20 Years Ago – 10 Years Ago – Tomorrow (DAC)

It is always good to pause to recognize the companies and individuals with whom we collaborate to create the verification…

Portable Stimulus: A Small Step in Standardization

Portable Stimulus: A Small Step in Standardization

Accellera Approves Creation of Portable Stimulus Working Group At DVCon 2014, Mentor Graphics proposed Accellera launch an exploratory exercise, called…

SystemVerilog Testbench Debug – Are we having fun yet?

SystemVerilog Testbench Debug – Are we having fun yet?

SystemVerilog Testbench Debug – Are we having fun yet? Fun Debug should be fun. Watching waveforms march by, seeing ERRORS…

DVCon India: A Smashing Hit!

DVCon India: A Smashing Hit!

DVCon India, held in September 2014 in Bangalore, built on the Indian SystemC User Group meeting events and added a…

Supporting A Season of Learning

Supporting A Season of Learning

From those just beginning to study electronic systems design to the practicing engineer, this is the time of the year…

The FPGA Verification Window Is Open

The FPGA Verification Window Is Open

My Feb. 4 post introduced Mentor Graphics’ three-step FPGA verification process intended to help design teams get out of the…

Mentor Enterprise Verification Platform Debuts

Mentor Enterprise Verification Platform Debuts

Its always fun to take the wraps off of solutions we have been hard at work developing.  The global team…

Just because FPGAs are programmable doesn’t mean verification is dead

Just because FPGAs are programmable doesn’t mean verification is dead

Marketing teams at FPGA vendors have been busy as the silicon nanometer geometry race escalates. Altera is “delivering the unimaginable”…

STMicroelectronics: Simulation + Emulation = Verification Success

STMicroelectronics: Simulation + Emulation = Verification Success

We are truly living in the age of SoC design, where 78 percent of all designs today contain one or…