What’s Going On With My SystemVerilog Queue?

What’s Going On With My SystemVerilog Queue?

I want my MTV! And while I’m at it, I’m also curious about what’s going on with my SystemVerilog queues….

No to Know VIP – Part 3

No to Know VIP – Part 3

Thus far we have talked about the importance of having a VIP which is easy to connect to the DUT…

UVM Forum 2015 LIVE!

UVM Forum 2015 LIVE!

Verification Academy Brings “UVM Live” to the Santa Clara Convention Center For everyone involved in the functional verification of electronic…

IEEE-SA EDA & IP Interoperability Symposium

IEEE-SA EDA & IP Interoperability Symposium

Design and verification flows are multifaceted and predominantly built by bringing tools and technology together from multiple sources.   The tools…

UVM: The Next IEEE Standard (1800.2)

UVM: The Next IEEE Standard (1800.2)

Accellera Handoffs UVM to IEEE It has been a long path from Mentor’s AVM to IEEE P1800.2.  But the moment…

Verification Horizons: The DAC 2015 Issue

Verification Horizons: The DAC 2015 Issue

If you were not one of the 100’s of visitors to the Verification Academy booth at DAC 2015 and missed…

Part 10: The 2014 Wilson Research Group Functional Verification Study

Part 10: The 2014 Wilson Research Group Functional Verification Study

ASIC/IC Language and Library Adoption Trends This blog is a continuation of a series of blogs related to the 2014…

It’s Time for a New Verification Debug Data API (DDA)

It’s Time for a New Verification Debug Data API (DDA)

Learn more about DDA at DAC At DAC – Mentor Graphics and Cadence Design Systems are coming together to usher…

Part 6: The 2014 Wilson Research Group Functional Verification Study

Part 6: The 2014 Wilson Research Group Functional Verification Study

FPGA Language and Library Trends This blog is a continuation of a series of blogs related to the 2014 Wilson…