Log in
Skip to content

Main Navigation

Blogs
  • Products
    • All Products
    • Additive Manufacturing Software
    • Aprisa
    • Capital
    • Catchbook
    • Custom IC Verification
    • Design with Calibre
    • Digital Logistics
    • EDA Consulting Services
    • Electronic Systems Design
    • Fibersim
    • HLS Design & Verification Blog
    • Insights Hub
    • JT
    • Mendix
    • NX Design
    • NX Industrial Electrical Design
    • NX Manufacturing
    • Opcenter
    • Pave360
    • PCBflow
    • PLM Components
    • Polarion
    • Questa
    • Semiconductor Packaging
    • Service Lifecycle Management
    • Simcenter
    • Solid Edge
    • Teamcenter
    • Teamcenter Manufacturing
    • Tecnomatix
    • Tessent Solutions
    • Valor
    • Valor DFM Solutions
    • Zel X
  • Industries
    • All Industries
    • Aerospace & Defense
    • Automotive & Transportation
    • Consumer Products & Retail
    • Electronics & Semiconductors
    • Energy & Utilities
    • Heavy Equipment
    • Industrial Machinery
    • Marine
    • Medical Devices & Pharmaceuticals
  • Podcasts
    • All Podcasts
    • 3D IC
    • Additive Manufacturing Podcast
    • AI Spectrum
    • Digital Powers Flexible: Consumer Products Podcast
    • Digital Transformation Podcast
    • Energy Transformation Podcast
    • Engineer Innovation Podcast
    • Innovation in the Classroom Podcast
    • Model Based Matters
    • Next Generation Design Podcast
    • Pioneers: Startups from Dreams to Reality
    • Printed Circuit Podcast
    • Security by Design
    • Talking Aerospace Today Podcast
    • The Battery Podcast
    • The Future Car Podcast
    • The Marine Industry Podcast Series
    • The Voice of Smart Digital Manufacturing Podcast
    • Where Today Meets Tomorrow Podcast
  • Thought Leadership
    • All Thought Leadership
    • Embedded Software
    • Expert Insights
    • Simulating the Real World
    • The Art of the Possible
    • Thought Leadership
    • Verification Horizons
  • Corporate
    • All Corporate
    • Academic and Startups
    • AWS Partnership
    • Corporate Blog
    • Employee Spotlight
    • Partners
    • Realize LIVE
    • Siemens Xcelerator Academy
    • Siemens Xcelerator Software for Industry
    • Small & Medium Business
    • Xcelerator for Startups Videos
  • Community
  1. All Thought Leadership

Class Handles

Filter by:
  • COCOTB
  • Customer Success Story
  • DO-254
  • Equivalence Checking
  • Events
  • Formal Analysis
  • FuSA
  • ISO 26262
  • Learning Resources
  • News
  • Product Updates
  • PYUVM
  • SYSTEMVERILOG
  • Tips & Tricks
  • UVM
  • Webinar
Pool of parameterized handles in SystemVerilog

Groups of Class Specializations in SystemVerilog

April 25, 2023

Introduction In a previous post, I said that in SystemVerilog, once you specialize a class, you can not make a…

By Chris Spear
3 MIN READ
Parking lot with an Automobile and Pickup, plus class variables

Class Variables and $cast

August 5, 2021

Introduction My previous post showed how SystemVerilog class variables can refer to base and derived objects. This post shows you…

By Chris Spear
4 MIN READ
Base and derived classes and their handles

Class Variables and Assignments in SystemVerilog

July 12, 2021

Introduction Good OOP style says you should start your project with a common base class (or several). When you want…

By Chris Spear
3 MIN READ

Verification Class Categories

June 21, 2021

Introduction What can you describe with Object-Oriented Programming? When I learned OOP, we had cute classes like animals, cars, and…

By Chris Spear
4 MIN READ

SystemVerilog Class Variables and Objects

June 14, 2021

Introduction How can you visualize the relationship between classes and objects in SystemVerilog? This is the first post in a…

By Chris Spear
5 MIN READ
UVM Debug. A contest using class based testbench debug…

UVM Debug. A contest using class based testbench debug…

May 21, 2015

Still having fun doing UVM and Class based debug? Maybe a debug contest will help. I had a contest with…

By Rich Edelman
4 MIN READ
SystemVerilog Testbench Debug – Are we having fun yet?

SystemVerilog Testbench Debug – Are we having fun yet?

November 24, 2014

SystemVerilog Testbench Debug – Are we having fun yet? Fun Debug should be fun. Watching waveforms march by, seeing ERRORS…

By Rich Edelman
3 MIN READ