Product: Questa

Filter by:

Part 3: The 2020 Wilson Research Group Functional Verification Study

November 18, 2020

FPGA Verification Effort Trends This blog is a continuation of a series of blogs related to the 2020 Wilson Research…

By Harry Foster
3 MIN READ

Part 2: The 2020 Wilson Research Group Functional Verification Study

November 10, 2020

FPGA Verification Effectiveness In my previous blog, I present FPGA design trends identified in the 2020 Wilson Research Group Functional…

By Harry Foster
3 MIN READ

Part 1: The 2020 Wilson Research Group Functional Verification Study

November 5, 2020

FPGA Design Trends In my previous blog, I introduced the 2020 Wilson Research Group Functional Verification Study (click here). The…

By Harry Foster
4 MIN READ

Understanding and Minimizing Study Bias (2020 Study)

October 30, 2020

This blog is a continuation of a series of blogs that present the highlights from the 2020 Wilson Research Group…

By Harry Foster
3 MIN READ

Prologue: The 2020 Wilson Research Group Functional Verification Study

October 27, 2020

This is the first in a sequence of blogs that presents the findings from our new 2020 Wilson Research Group…

By Harry Foster
4 MIN READ

Join us for Accellera Day India 2020

October 11, 2020

Accellera Day India 2020 brings focus to the pressing design and verification challenges you have and the evolving standards being…

By Dennis Brophy
2 MIN READ

How AMC 20-152A affects your DO-254 program?

October 6, 2020

The European Union Aviation Safety Agency (EASA) recently released new guidance in the development of electronic hardware in airborne systems….

By Jake Wiltgen
2 MIN READ

Watch Accellera’s DAC 2020 Functional Safety Panel

October 2, 2020

Accellera’s 57th Design Automation Conference luncheon (virtual of course!) focused attention on its Functional Safety Working Group activities.  The group…

By Dennis Brophy
< 1 MIN READ

What Does Importing a SystemVerilog Package Mean?

July 15, 2020

In my last webinar I explained what happens when you import a package in SystemVerilog. There were still many questions,…

By Chris Spear
3 MIN READ