Product: Questa Verification IP

Filter by:

Siemens EDA at FMS 2025 – Shaping the Future of Memory and Storage

July 31, 2025

We’re excited to connect with fellow innovators, engineers, and industry leaders at FMS 2025. Whether you’re attending our sessions or stopping by Booth #1140, we look forward to sharing the latest technical advancements in verification IP, system-level validation, and memory and interconnect technologies.

By Dennis Brophy
2 MIN READ

Industrial-Grade AI in EDA: From Promise to Practice — A Siemens Panel at DAC 2025

June 17, 2025

Industrial-Grade AI in EDA

By Harry Foster
2 MIN READ
First-Silicon Success

Generative AI: The Hype, The Hope, The Hard Truths — And the Debate at DAC

June 17, 2025

The semiconductor industry is no stranger to bold claims. But few topics today spark more debate — or more genuine…

By Harry Foster
2 MIN READ

From Rule-Based Beginnings to AI-Driven Design: Tracing the Evolution of AI in EDA

June 3, 2025

As we gear up for the 62nd Design Automation Conference (DAC) in San Francisco, one of the most anticipated events…

By Harry Foster
3 MIN READ
Questa One DFT Verification

DFT Verification: Tackling the evolving challenges

May 29, 2025

Technological advancement continues as a blistering pace, and the demand for highly reliable systems is paramount across various industries. Safety…

By Jake Wiltgen
4 MIN READ
User2User

Closing the Gap in Software Skills for Verification Engineers

April 17, 2025

I’m excited to announce next month’s U2U (User-to-User) meeting, followed by a crucial technical training session that no hardware verification…

By Dave Rich
2 MIN READ

DVCon 2025: A must for hardware design and verification engineers

February 12, 2025

I’ve attended every DVCon US conference since its inception, over 30 years ago. I’ve also given keynotes at DVCon India….

By Dave Rich
2 MIN READ

Siemens at DVCon 2025: Don’t Miss the Luncheon and More!

February 11, 2025

The latest trends in verification are in—and they’re more than just surprising. They’re alarming. Join Siemens EDA at DVCon 2025 for an exclusive luncheon…

By Harry Foster
< 1 MIN READ

Update from the Standards World: Accellera Approves UVM-MS 1.0 Standard

February 10, 2025

Accellera Systems Initiative approved the Universal Verification Methodology for Mixed-Signal (UVM-MS) 1.0 standard.  This milestone marks a significant advancement in…

By Dennis Brophy
2 MIN READ