Latest posts

SemiEngineering: Low Power Still Leads, But Energy Emerges As Future Focus

SemiEngineering: Low Power Still Leads, But Energy Emerges As Future Focus

Excerpt from article: “Low Power Still Leads, But Energy Emerges As Future Focus“ Across the board, power is now tipping…

SemiEngineering: The Next Big Leap: Energy Optimization

SemiEngineering: The Next Big Leap: Energy Optimization

Excerpt from article: “The Next Big Leap: Energy Optimization“ “Multiple design houses have told us they want to do analysis…

Introducing Tessent Streaming Scan Network

Slash test costs and reduce implementation effort for complex next-generation SoCs. IC engineering teams have seen a dramatic rise in…

Tessent’s ITC 2020 wrap-up

The International Test Conference carried on this year as a virtual event. It’s a difficult format to make work, but…

SemiEngineering: Speeding Up AI With Vector Instructions

SemiEngineering: Speeding Up AI With Vector Instructions

Excerpt from article: “Speeding Up AI With Vector Instructions” SoC designers get these benefits for free, as it is contained…

SemiEngineering: Week In Review: Design, Low Power

SemiEngineering: Week In Review: Design, Low Power

Excerpt from article: “Week In Review: Design, Low Power“ Arm and Mentor are teaming up on a RTL Verification Design…

DFT and the competitive edge

Advanced DFT is your competitive edge Every new SoC project starts with grand hopes of glory. This one will be…

Tessent Wraps Up Summer Webinar Series

The summer of 2020 featured several new webinars from the Tessent Test Solutions group at Mentor, a Siemens business. These…

SemiEngineering: Custom Designs, Custom Problems

SemiEngineering: Custom Designs, Custom Problems

Excerpt from article: “Custom Designs, Custom Problems“ You have to put margin in your architecture. You have to leave a…