Parasitic extraction technologies: Advanced node and 3D-IC design

Advanced nodes and 3D-IC packages require new and enhanced parasitic extraction processes that can resolve a variety of complex parasitic issues in these designs.

Impacts of 3D IC on the future

3D IC technology development started many years ago well before the slowing down of Moore’s law benefits became a topic…

System-level, post-layout electrical analysis for high-density advanced packaging (HDAP)

HDAP designs like FOWLP need post-layout simulation (analog) and post-layout STA (digital) flows to augment basic physical verification DRC and LVS.

Crossing the chasm: Bringing SoC and package verification together

3D IC package designers need assembly-level LVS for HDAP verification.

Package designers need assembly-level LVS for HDAP verification

While advanced integrated circuit (IC) packaging is a fast-growing market, comprehensive package verification still has a ways to go. Unique…

Understanding 3D IC Technology: Unveiling the Future of Integrated Circuits

Delve into the world of 3D IC technology, its architecture, benefits, and applications. Learn how it’s reshaping the future of integrated circuits for enhanced performance and efficiency.

SemiWiki Podcast – An expert panel discussion on the move to chiplets

Listen in as Tony Mastroianni Advanced Packaging Solutions Director – Siemens EDA along with Saif Alam Vice President of Engineering…