Efficient Parasitic Extraction Techniques for Full-Chip Verification
May 26, 2016
By Yousry Elmaghraby, Mentor Graphics Choosing the best PEX method for your full-chip or SoC design is essential. But how…
By Calibre IC Design & Manufacturing
6 MIN READ