Update from the Standards World: Accellera Approves UVM-MS 1.0 Standard
Accellera Systems Initiative approved the Universal Verification Methodology for Mixed-Signal (UVM-MS) 1.0 standard. This milestone marks a significant advancement in the verification of analog/mixed-signal (AMS) and digital/mixed-signal (DMS) integrated circuits and systems. UVM is widely used around the world but has struggled to work well with designs that have analog/mixed-signal blocks. This is now changed. And it has also given rise to a new logo from Accellera.
What is UVM-MS?
UVM-MS 1.0 is a comprehensive and unified verification methodology that extends the capabilities of the existing Universal Verification Methodology (UVM) to include mixed-signal environments. This standard provides a robust framework to create AMS verification components and testbenches by integrating digital-centric UVM classes with analog/mixed-signal verification techniques. The goal is to enhance the efficiency and effectiveness of verifying complex mixed-signal designs, ultimately improving design quality and reducing time-to-market.
The new standard is available for immediate download fee-free here.
Learn more at Accellera DVCon U.S. 2025 Luncheon
To celebrate this achievement and provide more insights into the UVM-MS standard, you are invited to join us at the Accellera luncheon on Monday, February 24th, during DVCon U.S. 2025. My colleague, Tom Fitzpatrick, who chairs the Accellera UVM-MS committee, will briefly speak at the luncheon to introduce this new standard and discuss its implications for the industry. This is a fantastic opportunity to learn more about UVM-MS and network with industry professionals.
Commitment to IEEE Standardization
Accellera expressed its long-term commitment to transfer the UVM-MS standard to the IEEE for further development, maintenance, and global adoption. We look forward to Accellera fulfilling this long-term commitment when it is ready. As a reminder, the IEEE Std. 1800.2, which forms the foundation of UVM, is available for download fee-free from the IEEE Get Design Automation site. This ensures that engineers and designers worldwide have access to the knowledge they need to use and benefit from these standards.
Looking Ahead
The approval of UVM-MS 1.0 is just the beginning. As we continue to develop and refine verification methodologies, Accellera remains dedicated to support the industry with innovative standards that address the evolving challenges of design and verification. I look forward to seeing the positive impact of UVM-MS on AMS and DMS verification and I’m excited about the future advancements this standard will enable.
