Latest posts

Mentor Extends AI Footprint

Mentor Extends AI Footprint

Excerpt from article: “Mentor Extends AI Footprint“ Siemens EDA are stepping up their game in AI/ML. They already had a…

AI and ML fuel Catapult and Calibre updates

AI and ML fuel Catapult and Calibre updates

Excerpt from article: “AI and ML fuel Catapult and Calibre updates“ Catapult HLS AI As more processing necessarily moves away…

Mentor Juices AI Chips with AI

Mentor Juices AI Chips with AI

Excerpt from article: “Mentor Juices AI Chips with AI“ On the brink of the Design Automation Conference (DAC), EDA companies…

SemiEngineering: Raising The Abstraction Level For Power

SemiEngineering: Raising The Abstraction Level For Power

Excerpt from article: “Raising The Abstraction Level For Power“ Early analysis can lead to the largest gains. “Certainly, higher abstraction provides more…

SemiEngineering: Raising The Abstraction Level For Power

SemiEngineering: Raising The Abstraction Level For Power

Excerpt from article: “Raising the Abstraction Level for Power“ Architectural Power Early analysis can lead to the largest gains. “Certainly, higher…

RTL hierarchical DFT and ATPG reference flow for Arm cores

RTL hierarchical DFT and ATPG reference flow for Arm cores

Mentor and Arm® teamed up to create a new reference flow for performing register transfer level (RTL) hierarchical DFT and…

Test for the Autonomous Age

Test for the Autonomous Age

Move over, Information Age—the Autonomous Age is on its way. In the autonomous age, information is not just copious and…

EE Journal: Menta and Mentor Partner for High-Level Synthesis of Embedded FPGA IP

EE Journal: Menta and Mentor Partner for High-Level Synthesis of Embedded FPGA IP

Excerpt from article: “Menta and Mentor Partner for High-Level Synthesis of Embedded FPGA IP“ Siemens EDA‘s Catapult™ HLS design tools…

High-level synthesis for AI: Part One

High-level synthesis for AI: Part One

Excerpt from article: “High-level synthesis for AI: Part One“ HLS shortens design cycles by raising design abstraction above RTL, typically…