Automated Power Model Verification for Analog IPs
February 23, 2016
By Sierene Aymen and Hartmut Marquardt, Mentor Graphics Eliminating manual work during power intent verification of analog IPs reduces susceptibility…
By Calibre IC Design & Manufacturing
4 MIN READ
