Filter by:

Latest Posts

Thorough variation-aware verification: proving vital for modern power-efficient designs

Recently the Institute of Electrical and Electronics Engineers (IEEE) awarded STMicroelectronics the “IEEE Milestone for Multiple Silicon Technologies on a Chip” for…

Can you hear me now (with 5G)?

Can you hear me now (with 5G)?

Remember the guy from the Verizon commercial “Can you hear me now”? The guy travels over and over many different…

Why did Siemens EDA acquire Fractal Technologies?

We are very excited to announce Siemens EDA’s acquisition of Fractal Technologies last week, adding Crossfire to the Solido portfolio of IP verification and characterization tools, accelerated with machine…

Addressing the Post-Layout Simulation Bottleneck for Analog Verification

Analog and mixed-signal designs are pervasive throughout the technology landscape today. The rapid growth in data expansion is driving an…

Producing and verifying 7/5/3nm IP Liberty models: the building blocks for leading-edge HPC, ML/AI and 5G designs

The first 5nm production chips have already been launched, such as Apple’s A14 Bionic, Qualcomm’s Snapdragon 888, and Samsung’s Exynos…

Machine Learning Enabled High-Sigma Verification for Memory Design – Innovation to cure ‘Chip Memory Loss’

The Covid-19 pandemic has presented us with many challenges in this past year. Working from home has certainly changed my…

Aging Gracefully Doesn’t Always Work in ICs

I have some exciting news to share for the IC design community regarding the Silicon Integration Initiative (Si2) Compact Model…

Introducing Analog Mixed-Signal Verification blog series

‘Cars Driving Chips or Chips Driving Cars‘ – an interesting keynote title at this year’s upcoming ISQED conference by Ravi…