formal

Filter by:

Reminder: DVCon U.S. 2026 Call for Papers – Sept 7th Deadline Approaching!

August 25, 2025

The DVCon U.S. 2026 Call for Papers deadline is Sunday, September 7th at 11:59 PM. Don’t miss your chance to share your expertise…

By Dave Rich
< 1 MIN READ

The Many Flavors of Equivalence Checking: Part 6, FPGA-focused Equivalency Checking Flows

February 2, 2022

With last year’s acquisition of OneSpin, we now have a valuable addition to the solutions I described in The Many…

By Joe Hupcey III
4 MIN READ
First day of school 2021 - 2022

Learn Formal the Easy Way

August 31, 2021

The sight of kids going back to school can prompt feelings of joy and renewal – or trigger less pleasant…

By Joe Hupcey III
3 MIN READ
U2U 2020 - Raytheon - CoverCheck

3 Notable Formal Verification Conference Papers of 2020

February 9, 2021

On the short list of positive things to come out of the past year are the formal verification-focused conference papers…

By Joe Hupcey III
4 MIN READ

The Many Flavors of Equivalence Checking: Part 5, Summary of the Most Popular LEC and SLEC Use Cases

July 13, 2020

As I noted at the beginning of this series, the term “logic equivalence checking” (LEC) applies to a number of…

By Joe Hupcey III
4 MIN READ

The Many Flavors of Equivalence Checking: Part 4, How SLEC Brings Automated, Exhaustive Formal Analysis to Safety Mechanism Verification

May 19, 2020

[Preface / reminders: Part 1 of this series focused on synthesis validation with LEC and SLEC, Part 2 describes how…

By Joe Hupcey III
4 MIN READ

The Many Flavors of Equivalence Checking: Part 3, How SLEC Brings Automated, Exhaustive Formal Analysis to Low Power Clock Gating Verification

March 23, 2020

[Preface / reminders: Part 1 of this series focused on synthesis validation with LEC and SLEC, and Part 2 describes…

By Joe Hupcey III
4 MIN READ
FMCAD 2019: The Most Important Formal Verification Conference You’ve Never Heard Of

FMCAD 2019: The Most Important Formal Verification Conference You’ve Never Heard Of

December 3, 2019

[Preface: I briefly interrupt my series on The Many Flavors of Equivalence Checking to share this report on an important…

By Joe Hupcey III
3 MIN READ
The Many Flavors of Equivalence Checking: Part 1, Synthesis Validation with LEC and SLEC (a/k/a the Most Popular Formal Apps Ever)

The Many Flavors of Equivalence Checking: Part 1, Synthesis Validation with LEC and SLEC (a/k/a the Most Popular Formal Apps Ever)

July 11, 2019

In EDA, the word “simulation” is used everywhere: there is RTL and gate level simulation, analog simulation, RF simulation, and…

By Joe Hupcey III
5 MIN READ