In this blog we will introduce a new way to verify your 2.5/3D IC device assembly level netlist using formal verification that can exhaustively verify all interconnections between the chiplet blocks.
So far in our 3D IC blog series, we’ve discussed efforts to create chiplet ecosystems, design workflow changes needed to…
