Latest posts

SemiEngineering: ML Opening New Doors For FPGAs

SemiEngineering: ML Opening New Doors For FPGAs

Excerpt from article: “ML Opening New Doors For FPGAs” FPGAs have long been used in the early stages of any…

SemiWiki: What a Difference an Architecture Makes: Optimizing AI for IoT

SemiWiki: What a Difference an Architecture Makes: Optimizing AI for IoT

Excerpt from article: “What a Difference an Architecture Makes: Optimizing AI for IoT” Last week Siemens EDA hosted a virtual…

SemiEngineering: Inference Moves To The Network

SemiEngineering: Inference Moves To The Network

Excerpt from article: “Inference Moves To The Network” Interviews with different players reveal three distinct categories of inference between the…

SemiEngineering: The Murky World Of AI Benchmarks

SemiEngineering: The Murky World Of AI Benchmarks

Excerpt from article: “The Murky World Of AI Benchmarks” AI startup companies have been emerging at breakneck speed for the…

Designing Ultra Low Power AI Processors

Designing Ultra Low Power AI Processors

Excerpt from article: “Designing Ultra Low Power AI Processors” “What makes power such a challenge to get right in an…

New Ways To Optimize Machine Learning

New Ways To Optimize Machine Learning

Excerpt from article: “New Ways To Optimize Machine Learning” Some projects are experimenting with larger strides. A stride of 2 means…

SemiWiki: Mentor Masterclass on ML SoC Design

SemiWiki: Mentor Masterclass on ML SoC Design

Excerpt from article: “Mentor Masterclass on ML SoC Design” I was scheduled to attend the Siemens EDA tutorial at DVCon…

SemiWiki: High-Level Synthesis at the Edge

SemiWiki: High-Level Synthesis at the Edge

Excerpt from article: “High-Level Synthesis at the Edge” Custom AI acceleration continues to gather steam. In the cloud, Alibaba has…

SemiEngineering: Reducing Power At RTL

SemiEngineering: Reducing Power At RTL

Excerpt from article: “Reducing Power At RTL” Other issues Integration is also a consideration. “Accuracy of the power efficiency analysis…