This one-day Siemens EDA User Group Meeting at the Santa Clara Marriott on Thursday, April 13th is your opportunity to hear from other Xpedition, HyperLynx, Xpedition IC Packaging, and Valor customers as well as industry experts on how to achieve design success and gain a competitive advantage.
Admission and parking for U2U is free and includes all technical sessions, lunch, and a networking reception at the end of the day.
Preview our sessions:
Development leap in automotive electronics using chiplets
Presenter: Andy Heinig Head of Department, Fraunhofer IIS/EAS
A major driver for the future of electronic systems is expected to be chiplets — an evolution from SoCs to a solution consisting of different IC technologies. For automotive electronics, this can pave the way for a development leap because the newest nodes can be brought to application much faster. This presentation will showcase the development starting from system architecture exploration, to high-level FPGA-based implementations and down to system integration using XSI.
Chiplet modeling and workflow standardization through CDX
Presenter: Dr. Jawad Nasrullah CEO, Palo Alto Electron
The CDX workstream at OCP/ODSA aims to establish standards for commercial chiplet design, promoting modularity and efficiency. This talk will cover CDX’s proposed chiplet modeling requirements, necessary design automation workflows, and the importance of multi-physics design optimization in the early stages of chiplet planning. Achieving the full benefits of ‘chipletization’ requires exploring, optimizing, and architecting these factors from the outset.
A novel strategy to mixed memory system-in-package co-design
Presenter: Matthew Monroe Package Design Engineer, Micron
Dedicated EDA software has enhanced 2.5/3D and SoC packaging workflows to evaluate system-level trade-offs related to floorplanning and routability, enabling reduced costs, cycle-time, and design errors. However, unknowns exist when considering heterogenous integration related to System-in-Package (SiP). This paper, for the first time, benchmarks complex co-design challenges specific to mixed-memory SiP development.
Package design circuit block reuse methodology
Presenter: Todd Snider Software Application Engineer, Intel Corporation
As product and packaging technologies evolve and advance in complexity, the need for a modular design layout methodology increases. Creating and perfectly replicating repeated patterns within IP block break out at 1st level interconnect regions, from 2nd level interconnect up to routing layers, and for those features in between is critically important to Power and Signal integrity. In addition, the need to systematically modify a source pattern and update the instances of a given pattern, is a powerful time saving feature that ensures high quality with minimal impact to design progression.
Streamlining stackup planning with Z-planner Enterprise
Presenter: Jayaprakash Balachandran Technical Lead Engineer, Cisco Systems
Any process that consumes considerable time without adding value to the end product is ripe for replacement. Before Z-planner Enterprise, Cisco’s stackup workflow was at that point. Our advanced technologies necessitates that we lock down our stackup details internally to ensure that they don’t change between our fabricators. Z-planner Enterprise streamlines our stackup validation process, aligning directly with our DRC. We can now evaluate three different stackups in an hour rather than a day.
Performing DFM concurrent with design
Presenter: Jose Martinez Application Engineer, Siemens
DFM has evolved from a tool only manufacturers use, to one embraced by all. Leading OEMs have streamlined their DFM process by implementing it within the design process, leveraging the advantages of resolving issues at the earliest possible stage. I address the evolution of DFM into a concurrent tool and suggest simple steps for a successful implementation across a design process. With concurrent DFM, a new PCB design can be released to manufacturing without any issues, the first time.
Integrated PI analysis workflows for package design
Presenter: John Medina Senior Package Designer, Chipletz
This session will review analysis flows that can improve the productive of the package design process. We will use XPD to assign embedded passive components to rails and calculates current per device from a given current level for that rail. Using this, we will use integration with Xpedition Package Designer (XPD) and HyperLynx PI to identify DC power issues in package designs from within XPD. This allows designers to check for voltage and current issues while designing the substrate.
Verification and correlation of a C-Phy Flex/Rigid PCB
Presenter: Grace Yu Senior SIPIEMC Manager, Meta Platforms, Reality Labs
This session will explore a simulation and automation methodology using HyperLynx Advanced Solvers and HyperLynx Signal Integrity. The methodologies address the challenges from complicated C-PHY channels consisting of multiple rigid-flex printed circuit board connections. We will validate the passive channel characteristics using HyperLynx Signal Integrity against the C-Phy channel specification.
Feasibility of PCle Gen4 in automotive trucking application
Presenter: Patrick McNamara Staff Electrical Engineer, TuSimple
Safety is a top priority concern in today’s automotive designs. A method being investigated is reducing reaction time for sensor data to be computed and then deliver control messages. One of the methods is using PCIe Gen4 as the communication backbone between sensors, GPU, and CPU. In order to make a calculated decision, several factors were considered for optimization including S-Parameter models to determine a power budget which provide downstream packaging decisions for mechanical and thermal considerations
10 things you need to know about Copper Roughness & Signal Integrity
Presenter: Bill Hargin CEO, Z-zero
There’s been a lot of talk over the years regarding copper roughness, yet few hardware engineers or signal integrity practitioners have a detailed understanding of this key contributor to high-speed signal loss. To keep you from getting surprised by previously untracked contributors to insertion loss, we will discuss 10 critical things you need to know about copper roughness and their impact on board costs and signal integrity.
Model based design: Bridging systems & electronics design domain
Presenter: David Kirlew Manager Electrical Engineering, Moog
Advancements in Model Based Computer Aided Design are bridging systems and design domain knowledge into a higher performance and cost-effective development environment. This presentation explores the capabilities of the Siemens Model Based Designs (MBD) tools (Teamcenter, Engineering Data Management (EDM), Xpedition and System Model Workbench (SMW)) in the development processes of a simple Solenoid Operated Valve (SOV) control electronic design within the digital thread.
Eliminate design spins by shifting validation earlier
Presenter: Nick Barbin President, Optimum Design
Best-practice design processes validate early and often to minimize re-spins and actually shorten the overall design cycle. This shift-left approach enables design engineers and layout designers to validate within their native environment, minimizing the bottleneck waiting for specialist reviews, and freeing the specialists to resolve the remaining critical issues. This session will look at examples of analysis and verification deployed throughout the design process.
As an added bonus, EDA visionaries and thought leaders will also share new and emerging trends, ideas, and advances in technology in a series of mini-keynotes during the General Session Luncheon.
April 13, 2023: 11:45am – 1:30pm