
**DIGITAL INDUSTRIES SOFTWARE** 

# The 3D IC multi-physics challenge:

Known good die (KGD) may not behave in 3D IC as stand alone.



# What are the 3D IC multi-physic problems?



### **Passing power** generates heat

- Heat propagates slowly through laminate materials
- Need to consider vertical and lateral heat propagation Stacking can make access to a
- heat sink more challenging Heat can also cause
- changes to EM/IR · Changes in temperature
  - will impact device (transistor) behavior!



### create new stresses • Impacts of thermal expansion

- also generate stresses Stresses will also impact device
- (transistor) behavior



**Changes in device** behavior impact the ability to pass power.

### How do you expand from verification to multi-physics analysis? With electrical reliability analysis from early design to sign-off including:



Power analysis and EMIR



Thermal analysis



Mechanical stress analysis



# Power integrity analysis for digital, analog, mixed-signal, and 2.5D / 3D IC

**Power analysis and EMIR** 

What is it? Die Level Package Level

- Multiple Modes: • "-flow analog": GDSII based flow • "-flow digital": LEF/DEF based flow
- Electro-Migration and IR-drop analysis for advanced node, 2.5D, and 3D IC analysis

### Power • DVD

PG Extractor

• DVD

# Annotating package-level thermal

• Detailed at the Chiplet / IP level • Visualization - Color maps, wave forms

Assembly Level

- Optimize designs to enhance yield and manufacturability while reducing cost and scrap

### • Die Models Import

RLC Extractor

# analysis to the chiplet/IP level

Thermal analysis

What is it?

• Back-annotation to spice for later extraction Early Design & Sign-off

Performs Thermal Analysis

- What are the benefits/value?
- Identify manufacturing issues prior to tape-out





# Annotating package-level stress on chiplets

Stress analysis

 Analysis levels and results: Assembly level • Detailed at chiplet or IP level • Visualization - stress and piezoresistive maps

Mechanical and thermo-mechanical stress analysis

What is it?

### electrical simulation Early design & sign-off of CPI stress effects

What are the benefits/value?

Back-annotation to spice for accurate post-assembly

• Identify manufacturing issues prior to tape-out • Optimize designs to enhance yield and

manufacturability while reducing cost and scrap



### Die-scale simulation (FEA) Output: Distribution of the strain components across device layer.

Package-scale simulation (FEA)

Output: field of displacement

components on the die faces

Layout-scale w/ feature-scale resolution (compact model):

Output: Transistor-to-transistor variation in stress components

# The keys to addressing 3D IC multi-physics challenge:





post-layout simulation, EMIR Physical and circuit verification

 Mechanical and thermal for stress analysis Stress & thermal results feedback to EMIR

Single assembly definition across the flow

· Planning, design, verification, analysis,



as appropriate

• DRC, LVS, PEX ... PERC

**Extended analysis flow** 

• Will integrate to non-Siemens tools

Mpower models feed thermal



### Discover how Siemens comprehensive chiplet workflows ensure 3D IC packaging

86153 7/24

What's next?

success, minimizes disruption, risk, and reduces cost!

**Learn more** 

