



The 3D IC multi-physics challenge:

Known good die (KGD) may not behave in 3D IC as stand alone.




What are the 3D IC multi-physics problems?




Passing power generates heat

- Heat propagates slowly through laminate materials
- Need to consider vertical and lateral heat propagation
- Stacking can make access to a heat sink more challenging
 - Heat can also cause changes to EM/IR
- Changes in temperature will impact device (transistor) behavior!



3rd dimension and new materials create new stresses

- Impacts of thermal expansion also generate stresses
- Stresses will also impact device (transistor) behavior



Changes in device behavior impact the ability to pass power.

How do you expand from verification to multi-physics analysis?

With electrical reliability analysis from early design to sign-off including:

- ✓ Power analysis and EMIR
- ✓ Thermal analysis
- ✓ Mechanical stress analysis



Power analysis and EMIR

Power integrity analysis for digital, analog, mixed-signal, and 2.5D / 3D IC

What is it?	Die Level	Package Level
<ul style="list-style-type: none"> • Multiple Modes: <ul style="list-style-type: none"> • “-flow analog”: GDSII based flow • “-flow digital”: LEF/DEF based flow • Electro-Migration and IR-drop analysis for advanced node, 2.5D, and 3D IC analysis 	<ul style="list-style-type: none"> • PG Extractor • Power • DVD 	<ul style="list-style-type: none"> • RLC Extractor • Die Models Import • DVD

Thermal analysis

Annotating package-level thermal analysis to the chiplet/IP level

What is it?	Image
<ul style="list-style-type: none"> • Performs Thermal Analysis <ul style="list-style-type: none"> • Assembly Level • Detailed at the Chiplet / IP level • Visualization – Color maps, wave forms • Back-annotation to spice for later extraction • Early Design & Sign-off 	
What are the benefits/value?	
<ul style="list-style-type: none"> • Identify manufacturing issues prior to tape-out • Optimize designs to enhance yield and manufacturability while reducing cost and scrap 	

Stress analysis

Annotating package-level stress on chiplets

What is it?	Simulation Levels
<ul style="list-style-type: none"> • Mechanical and thermo-mechanical stress analysis • Analysis levels and results: <ul style="list-style-type: none"> • Assembly level • Detailed at chiplet or IP level • Visualization - stress and piezoresistive maps • Back-annotation to spice for accurate post-assembly electrical simulation • Early design & sign-off of CPI stress effects 	<ul style="list-style-type: none"> Package-scale simulation (FEA) Output: field of displacement components on the die faces Die-scale simulation (FEA) Output: Distribution of the strain components across device layer. Layout-scale w/ feature-scale resolution (compact model): Output: Transistor-to-transistor variation in stress components
What are the benefits/value?	
<ul style="list-style-type: none"> • Identify manufacturing issues prior to tape-out • Optimize designs to enhance yield and manufacturability while reducing cost and scrap 	

The keys to addressing 3D IC multi-physics challenge:

	<ul style="list-style-type: none"> ✓ Single assembly definition across the flow <ul style="list-style-type: none"> • Planning, design, verification, analysis, post-layout simulation, EMIR ✓ Physical and circuit verification <ul style="list-style-type: none"> • DRC, LVS, PEX ... PERC ✓ Extended analysis flow <ul style="list-style-type: none"> • Mpower models feed thermal • Mechanical and thermal for stress analysis • Stress & thermal results feedback to EMIR ✓ Integration commitment to 3rd party integrations <ul style="list-style-type: none"> • Will integrate to non-Siemens tools as appropriate
--	--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

What's next?

Discover how Siemens comprehensive chiplet workflows ensure 3D IC packaging success, minimize disruption, risk, and reduces cost!

[Learn more](#)

