{"id":1552,"date":"2010-08-08T12:18:58","date_gmt":"2010-08-08T19:18:58","guid":{"rendered":"https:\/\/blogs.mentor.com\/verificationhorizons\/?p=1552"},"modified":"2026-03-27T08:33:54","modified_gmt":"2026-03-27T12:33:54","slug":"redefining-verification-performance-part-2","status":"publish","type":"post","link":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/2010\/08\/08\/redefining-verification-performance-part-2\/","title":{"rendered":"Redefining Verification Performance (Part 2)"},"content":{"rendered":"<p><!--StartFragment--><\/p>\n<p class=\"MsoNormal\">In my last <a href=\"https:\/\/blogs.mentor.com\/verificationhorizons\/blog\/2010\/07\/25\/redefining-verification-performance-part-1\/\" target=\"_blank\" rel=\"noopener\">blog<\/a>, I gave a few examples of different ways of thinking about <em>getting more work done<\/em> by finding solutions that increase amount of work accomplished per cycle, instead of just a brute-force approach to the problem. Before I talk about advanced verification solutions, I want to talk about why performance even matters.<\/p>\n<p class=\"MsoNormal\">First, we all intuitively know that the sooner we find a bug, the cheaper it is to fix.<span> <\/span>Doug Josephson and Bob Gottlieb attempt to quantify this notion in their chapter \u201cSilicon Debug,\u201d from the book <em>Advances in Electronic Testing: Challenges and Methodologies<\/em> (Springer, 2006). Figure 1 summarizes their findings in terms of <span> <\/span>the relative cost of finding bugs within a typical design cycle.<span> <\/span>Notice that a functional bug that prevents us from achieving first silicon success can cost us 10,000 X or more to fix than if it was found during the initial design phase.<\/p>\n<p class=\"MsoNormal\">\n<figure id=\"attachment_1558\" aria-describedby=\"caption-attachment-1558\" style=\"width: 520px\" class=\"wp-caption alignnone\"><a rel=\"attachment wp-att-1558 noopener\" href=\"https:\/\/blogs.mentor.com\/verificationhorizons\/blog\/2010\/08\/08\/redefining-verification-performance-part-2\/slide12\/\" target=\"_blank\"><img loading=\"lazy\" decoding=\"async\" class=\"size-medium wp-image-1558 \" src=\"https:\/\/blogs.sw.siemens.com\/wp-content\/uploads\/sites\/54\/2010\/08\/slide12-520x389.jpg\" alt=\"Relative Cost of Finding Bugs\" width=\"520\" height=\"389\" \/><\/a><figcaption id=\"caption-attachment-1558\" class=\"wp-caption-text\">Figure 1: Relative Cost of Finding Bugs<\/figcaption><\/figure>\n<p>Obviously, speed, accomplishment, efficiency, and quality of results are all important attributes to getting more work done, finding bugs sooner, and thus reducing cost.<\/p>\n<p class=\"MsoNormal\">Let\u2019s look and see how the industry as a whole is doing in achieving first silicon success. Figure 2 shows the 2002 and 2004 Ron Collett International functional verification studies and the late 2007 FarWest Research functional verification study.<span> <\/span>You can see that there is a continual downward trend in achieving first silicon success.<\/p>\n<p class=\"MsoNormal\">\n<figure id=\"attachment_1566\" aria-describedby=\"caption-attachment-1566\" style=\"width: 520px\" class=\"wp-caption alignnone\"><a rel=\"attachment wp-att-1566 noopener\" href=\"https:\/\/blogs.mentor.com\/verificationhorizons\/blog\/2010\/08\/08\/redefining-verification-performance-part-2\/slide21\/\" target=\"_blank\"><img loading=\"lazy\" decoding=\"async\" class=\"size-medium wp-image-1566\" src=\"https:\/\/blogs.sw.siemens.com\/wp-content\/uploads\/sites\/54\/2010\/08\/slide21-520x389.jpg\" alt=\"Figure 2: Industry Trends in Achieving First Silicon Success\" width=\"520\" height=\"389\" \/><\/a><figcaption id=\"caption-attachment-1566\" class=\"wp-caption-text\">Figure 2: Industry Trends in Achieving First Silicon Success<\/figcaption><\/figure>\n<p class=\"MsoNormal\">Figure 3 list the types of bugs that caused a respin, where functional bugs account for the largest contributor.<\/p>\n<p class=\"MsoNormal\">\n<figure id=\"attachment_1568\" aria-describedby=\"caption-attachment-1568\" style=\"width: 520px\" class=\"wp-caption alignnone\"><a rel=\"attachment wp-att-1568 noopener\" href=\"https:\/\/blogs.mentor.com\/verificationhorizons\/blog\/2010\/08\/08\/redefining-verification-performance-part-2\/slide3\/\" target=\"_blank\"><img loading=\"lazy\" decoding=\"async\" class=\"size-medium wp-image-1568\" src=\"https:\/\/blogs.sw.siemens.com\/wp-content\/uploads\/sites\/54\/2010\/08\/slide3-520x389.jpg\" alt=\"Figure 3: Flaws That Caused a Respin\" width=\"520\" height=\"389\" \/><\/a><figcaption id=\"caption-attachment-1568\" class=\"wp-caption-text\">Figure 3: Flaws That Caused a Respin<\/figcaption><\/figure>\n<p class=\"MsoNormal\">So this is the state of the industry today.<span> <\/span>But what about tomorrow\u2019s design? What additional performance requirements will be required to meet tomorrow challenges?<span> <\/span>Will brute force approaches to achieving verification performance really enable us to get more work done?<\/p>\n<p class=\"MsoNormal\">Figure 4 shows the International Technology Roadmap for Semiconductors\u2019 projected growth of transistors on a chip. Let\u2019s focus on the ten-year span from 2008 to 2018.<\/p>\n<p class=\"MsoNormal\">\n<figure id=\"attachment_1570\" aria-describedby=\"caption-attachment-1570\" style=\"width: 520px\" class=\"wp-caption alignnone\"><a rel=\"attachment wp-att-1570 noopener\" href=\"https:\/\/blogs.mentor.com\/verificationhorizons\/blog\/2010\/08\/08\/redefining-verification-performance-part-2\/slide4\/\" target=\"_blank\"><img loading=\"lazy\" decoding=\"async\" class=\"size-medium wp-image-1570\" src=\"https:\/\/blogs.sw.siemens.com\/wp-content\/uploads\/sites\/54\/2010\/08\/slide4-520x389.jpg\" alt=\"Figure 4: International Technology Roadmap for Semiconductors Trends\" width=\"520\" height=\"389\" \/><\/a><figcaption id=\"caption-attachment-1570\" class=\"wp-caption-text\">Figure 4: International Technology Roadmap for Semiconductors Trends<\/figcaption><\/figure>\n<p class=\"MsoNormal\">You can see that, within ten years, <span> <\/span>there is about a 10x increase in the number of transistors on a chip. Now obviously, not everyone will be creating behemoth designs that take advantage of all the available transistors in 2018. Yet, for the sake of argument, it is interesting to calculate what theoretical maximum increase in verification effort would be required to verify a large design in 2018 compared to 2008, as shown in Figure 5. The verification effort grows at a double-exponential rate with respect to the Moore\u2019s Law curve. Hence, if the number of transistors per chip increases 10X between 2008 and 2018, then the verification effort would increase 1024X.<\/p>\n<p class=\"MsoNormal\">\n<figure id=\"attachment_1572\" aria-describedby=\"caption-attachment-1572\" style=\"width: 520px\" class=\"wp-caption alignnone\"><a rel=\"attachment wp-att-1572 noopener\" href=\"https:\/\/blogs.mentor.com\/verificationhorizons\/blog\/2010\/08\/08\/redefining-verification-performance-part-2\/slide5\/\" target=\"_blank\"><img loading=\"lazy\" decoding=\"async\" class=\"size-medium wp-image-1572\" src=\"https:\/\/blogs.sw.siemens.com\/wp-content\/uploads\/sites\/54\/2010\/08\/slide5-520x389.jpg\" alt=\"Figure 5: Verification Effort Trends\" width=\"520\" height=\"389\" \/><\/a><figcaption id=\"caption-attachment-1572\" class=\"wp-caption-text\">Figure 5: Verification Effort Trends<\/figcaption><\/figure>\n<p class=\"MsoNormal\">Obviously, verification performance matters! Certainly, we as an industry can\u2019t afford a 1000x increase in verification teams. Nor will brute force verification approaches to the problem scale.<\/p>\n<p class=\"MsoNormal\">In my next blog, I\u2019ll discuss ideas on ways to improving verification performance.<\/p>\n<p><!--EndFragment--><\/p>\n<p><!--EndFragment--><\/p>\n<p><!--EndFragment--><\/p>\n<p><!--EndFragment--><\/p>\n<p><!--EndFragment--><\/p>\n<p><!--EndFragment--><\/p>\n","protected":false},"excerpt":{"rendered":"<p>In my last blog, I gave a few examples of different ways of thinking about getting more work done by&#8230;<\/p>\n","protected":false},"author":71592,"featured_media":0,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"spanish_translation":"","french_translation":"","german_translation":"","italian_translation":"","polish_translation":"","japanese_translation":"","chinese_translation":"","footnotes":""},"categories":[1],"tags":[],"industry":[],"product":[],"coauthors":[],"class_list":["post-1552","post","type-post","status-publish","format-standard","hentry","category-news"],"_links":{"self":[{"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/posts\/1552","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/users\/71592"}],"replies":[{"embeddable":true,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/comments?post=1552"}],"version-history":[{"count":1,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/posts\/1552\/revisions"}],"predecessor-version":[{"id":19727,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/posts\/1552\/revisions\/19727"}],"wp:attachment":[{"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/media?parent=1552"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/categories?post=1552"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/tags?post=1552"},{"taxonomy":"industry","embeddable":true,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/industry?post=1552"},{"taxonomy":"product","embeddable":true,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/product?post=1552"},{"taxonomy":"author","embeddable":true,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/coauthors?post=1552"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}