{"id":12452,"date":"2016-09-22T12:35:56","date_gmt":"2016-09-22T19:35:56","guid":{"rendered":"https:\/\/blogs.mentor.com\/verificationhorizons\/?p=12452"},"modified":"2026-03-27T08:42:35","modified_gmt":"2026-03-27T12:42:35","slug":"taming-the-verification-debug-monster","status":"publish","type":"post","link":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/2016\/09\/22\/taming-the-verification-debug-monster\/","title":{"rendered":"Taming the Verification Debug Monster"},"content":{"rendered":"<h3>Join us for the Verification Academy Live Seminar on Enterprise Debug &amp; Analysis<\/h3>\n<p><a href=\"https:\/\/www.mentor.com\/products\/fv\/events\/enterprise-debug---analysis---verification-academy-live-seminar\" target=\"_blank\" rel=\"noopener\"><img loading=\"lazy\" decoding=\"async\" class=\"\" style=\"margin: 0px 0px 0px 9px;float: right\" src=\"https:\/\/s3.amazonaws.com\/images.verification.academy\/seminars\/enterprise-debug-and-analysis-seminar_october-6th_santa-clara-california.png\" width=\"390\" height=\"220\" align=\"right\" \/><\/a>Your designs are larger and more complex than ever and your verification solutions are generating more information that needs to be managed and analyzed.\u00a0 Your need to build and validate systems with pre-built design IP that comes from multiple sources places time-to-market burdens on you that need to be addressed. Your ability to debug your system from the design described in RTL running on simulation farms to emulators and FPGA prototypes with eventual debug of post silicon implementation drives even more complexity.\u00a0 And in the face of the adoption of newer methodologies like UVM, often embraced in unstructured ways, poses its own productivity burdens.<\/p>\n<p>This pressure shows itself in our annual semi-annual industry survey results that illustrates there are now more verification engineers than design engineers for a team (a recent phenomena) and the time spent on debug now approaches 40% of an engineer&#8217;s total project time budget.<\/p>\n<p>Clearly, improving debug productivity for an enterprise flow from block to system pre-silicon verification, virtual prototyping, emulation, as well as post-silicon validation is critical to stay on schedule and at the same time meet your end product quality goals.<\/p>\n<p>We invite you to join us for a comprehensive seminar to learn the very latest verification techniques to address these challenges.\u00a0 Harry Foster, Mentor Graphics Chief Verification Scientist, will review the 2016 Wilson Research Group Functional Verification Study in his featured keynote to open the seminar.\u00a0 The seminar will review enterprise-level requirements, solutions and offer additional end-user keynotes that will help address your key challenges.\u00a0 Click <a href=\"https:\/\/www.mentor.com\/products\/fv\/events\/enterprise-debug---analysis---verification-academy-live-seminar\" target=\"_blank\" rel=\"noopener\"><strong>here<\/strong><\/a> for more information about the seminar and how to register.\u00a0 Event details are below:<\/p>\n<h3>Verification Academy Live Seminar<\/h3>\n<ul>\n<li><strong>Location:<\/strong> Santa Clara, CA USA<\/li>\n<li><strong>Date:<\/strong> Thursday \u2013 October 6, 2016<\/li>\n<li><strong>Agenda:<\/strong>\n<ul>\n<h5>\n<li><strong>08:30 \u2013 09:00<\/strong> Check in and Registration<\/li>\n<li><strong>09:00 \u2013 09:50<\/strong> Industry Trends in Today&#8217;s Functional Verification Landscape<\/li>\n<li><strong>09:50 \u2013 10:10<\/strong> Enterprise Verification Required<\/li>\n<li><strong>10:15 \u2013 11:00<\/strong> Enterprise Debug for Simulation &amp; Formal<\/li>\n<li><strong>11:00 \u2013 11:15<\/strong> Break<\/li>\n<li><strong>11:15 \u2013 12:00<\/strong> Shortcut to Productive Enterprise Verification with VIP, a UVM framework and a configuration GUI<\/li>\n<li><strong>12:00 \u2013 12:40<\/strong> Lunch<\/li>\n<li><strong>12:40 \u2013 13:10<\/strong> User Keynote Session<\/li>\n<li><strong>13:10 \u2013 13:40<\/strong> Enterprise System Level Analysis<\/li>\n<li><strong>13:40 \u2013 14:00<\/strong> Break<\/li>\n<li><strong>14:00 \u2013 14:40<\/strong> System-Level Debug with Emulation<\/li>\n<li><strong>14:40 \u2013 15:10<\/strong> User Keynote Session<\/li>\n<li><strong>15:10 \u2013 15:50<\/strong> FPGA Prototyping: Maximize your Enterprise Debug Productivity<\/li>\n<li><strong>15:50 \u2013 16:00<\/strong> Closing Remarks and Prize Drawing<\/li>\n<\/h5>\n<\/ul>\n<\/li>\n<\/ul>\n","protected":false},"excerpt":{"rendered":"<p>Join us for the Verification Academy Live Seminar on Enterprise Debug &amp; Analysis Your designs are larger and more complex&#8230;<\/p>\n","protected":false},"author":71541,"featured_media":0,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"spanish_translation":"","french_translation":"","german_translation":"","italian_translation":"","polish_translation":"","japanese_translation":"","chinese_translation":"","footnotes":""},"categories":[1],"tags":[419,457,499,718,787,819,839,852],"industry":[],"product":[],"coauthors":[],"class_list":["post-12452","post","type-post","status-publish","format-standard","hentry","category-news","tag-debug","tag-emulation","tag-fpga-prototyping","tag-simulation","tag-uvm","tag-verification","tag-virtual-prototyping","tag-wilson-research-group-study"],"_links":{"self":[{"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/posts\/12452","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/users\/71541"}],"replies":[{"embeddable":true,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/comments?post=12452"}],"version-history":[{"count":1,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/posts\/12452\/revisions"}],"predecessor-version":[{"id":14583,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/posts\/12452\/revisions\/14583"}],"wp:attachment":[{"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/media?parent=12452"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/categories?post=12452"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/tags?post=12452"},{"taxonomy":"industry","embeddable":true,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/industry?post=12452"},{"taxonomy":"product","embeddable":true,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/product?post=12452"},{"taxonomy":"author","embeddable":true,"href":"https:\/\/blogs.sw.siemens.com\/verificationhorizons\/wp-json\/wp\/v2\/coauthors?post=12452"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}