![\"\"](\"http:\/\/www.dac.com\/sites\/default\/files\/52DAC_logo.png\"){kind=logo}
At DAC – Mentor Graphics and Cadence Design Systems are coming together to usher in another level of productivity in verification results data access and portability with a modern design debug data application programming interface standard. We call this emerging standard the Debug Data API, or DDA for short.\u00a0 We want to share more details with you in person at DAC<\/a><\/strong>.\u00a0 Join us on Tuesday, June 9th, at the Verification Academy Booth<\/strong><\/a> (#2408<\/strong><\/a>)<\/strong> at 5:00pm for a joint presentation and unveiling.\u00a0 And to get a bit of background and hint of what’s to come, please read on.<\/p>\nHistory: It Started with VCD<\/h2>\n
In the beginning we had VCD as the universal standard format to exchange simulation results as part of the IEEE 1364 (Verilog) standard.\u00a0\u00a0 Anyone trying to use VCD today on those large SoC\u2019s or complex FPGA\u2019s knows the size of VCD files has all but excluded this portion of the IEEE standard from use in modern design verification practice. So the question is when will it be replaced?<\/p>\n
To ask that question today seems fine.\u00a0 But I was even skeptical in the mid 1990\u2019s when we at Mentor Graphics created Extended VCD to support the IEEE 1076.4 (VITAL) gate level simulation standard.\u00a0 At that time the largest designs were around 1 million gates. While Extended VCD never became an official IEEE standard, we shared it with our ASIC Vendor and FPGA partners along with our major competitors to ensure debug data access and portability for VITAL users was on par with Verilog.\u00a0 But Extended VCD also suffers the same fate of being almost impossible to support modern large designs.<\/p>\n
Today: VCD Replaced by a Proprietary World<\/h2>\n
VCD and Extended VCD have remained static for about 20 years. But commercial simulator, emulator and other verification technology suppliers have not stopped innovating to advance support for larger design sizes with larger result data sets. As we move to 2 billion gate designs and beyond, the dependence on these private and closed technological advances and innovations has never been more important.<\/p>\n
But that proprietary dependence comes with a cost. We stand at a crossroads where consumers of verification results information lose the open and unencumbered use offered by VCD or they need a path forward that preserves their current benefits while protecting and encouraging producers of such information to continue to innovate by private means.\u00a0 The only alternative are fully integrated solutions from a single supplier that rarely get consumer endorsement in a best-of-breed; mix-and-match world.<\/p>\n
Near Future: Federating the Proprietary World with DDA<\/h2>\n
Federating proprietary solutions almost sounds like something that is impossible to do. But Mentor and Cadence will share their emerging work on a standard to federate the different sources of verification results that can come from private sources with unencumbered access for the consumer. The Debug Data API standard will offer consumers the benefits of VCD interoperability, data portability and openness while preserving the benefits of private innovation for tool and solution producers. It will not impose data format translations from one format to another as a means to promote data portability.\u00a0 It will not require the means by which one supplier or another stores verification results to be exposed.\u00a0 It will offer the best of both worlds to producers and consumers.\u00a0 I guess in some cases, you can have your cake and eat it too! There are more details to share, and the best place start is to meet us at DAC.<\/p>\n
We will discuss the details of DDA and show a proof of concept demonstration that will highlight each company\u2019s simulator and results viewer in action.\u00a0 Since there is no other session following this one at the Verification Academy booth, we will also be around to discuss the next steps with all present afterwards.<\/p>\n![\"VA](\"https:\/\/blogs.sw.siemens.com\/wp-content\/uploads\/sites\/54\/2015\/06\/VA-DDA-Session-Abstract.png\" "\\"VA")
<\/a>Mentor and Cadence Share DDA Details at DAC<\/u><\/strong><\/p>\n\n
\nMore Information ><\/strong><\/a><\/li>\n<\/ul>\n