<\/p>\n Electromigration (EM) is the transport of material caused by the gradual movement of the ions in a conductor, due to the momentum transfer between conducting electrons and diffusing metal atoms (Figure 1). The EM effect is important in applications where high direct current densities are used, such as in microelectronics and related structures. As the structure size in electronics such as integrated circuits (ICs) decreases, the practical significance of the EM effect increases, decreasing the reliability of those ICs.<\/p>\n <\/p>\n EM can cause the eventual loss of connections, or failure of an entire circuit. Since reliability is critically important for applications such as space travel, military systems, anti-lock braking systems, and medical equipment and implanted devices, and is a significant consumer demand in personal systems such as home computers, entertainment systems, mobile phones, and the like, the reliability of ICs is a major focus of research efforts in the semiconductor industry.<\/p>\n <\/p>\n Reliability risk goes beyond that of physical device reliability (a challenge unto itself), extending to interconnects and their susceptibility to EM effects. Failure analysis techniques can identify failure types, locations, and conditions, based on empirical data, and use that data to re\u00adfine IC design rules.<\/p>\n <\/p>\n Let\u2019s look at one approach using the Calibre\u00ae PERC\u2122 reliability solution. The Calibre PERC tool can perform topology identification for pins\/nets of interest, run parasitic extraction and static simulation, compare the results against EM constraints, then present violations for debugging using the Calibre RVE\u2122 results viewing environment (Figure 2).<\/p>\n <\/p>\n With basic EM analysis explained, let\u2019s discuss in greater detail some selected EM analysis techniques, such as current density analysis, Blech Effect analysis, and hydrostatic stress analysis. Current density analysis seeks to identify the maximum current any piece of metallization can sustain before failing. Current densities below this threshold can be used to predict EM effects over time. Blech Length is a process- and layer-defi\u00adned wire length at which EM effects are unlikely to occur. By fi\u00adnding these short wires, designers can quickly eliminate error results representing false violations. Hydrostatic stress analysis derives the degradation of the electrical resistance of interconnect segments from the solution of a kinetics equation describing the time evolution of stress in the interconnect segment.<\/p>\n <\/p>\n A toolset that can combine geometrical and electrical data, like the Calibre PERC\u2122 logic-driven-layout framework, can dynamically and programmatically target reliability checks to specifi\u00adc design features and elements. This flexibility allows designers to selectively target and dynamically con\u00adfigure EM analysis to those specifi\u00adc interconnect wires that are most critical, or most susceptible to EM failure. This design-context-aware interconnect reliability technology provides a scalable, full-chip EM analysis and veri\u00adfication solution that considers interconnect resistance, the Blech Effect, and nodal hydrostatic stress analysis for failure prediction. It also allows designers to apply EM analysis techniques to a broad range of designs and process technologies, with only minor adjustments to the setup and con\u00adfiguration.<\/p>\n <\/p>\n Although fi\u00adxed constraints work well in most IC verification cases, EM analysis and verifi\u00adcation requires a much more flexible constraint mechanism. In current density analysis, allowing current density constraints to be a function of properties of the parasitic resistor (such as the length and width of the resistor) enables layouts to contain resistors with a smaller length and width and a higher current density. The dynamic constraint infrastructure allows adjustments to the current density constraint based on the parasitic resistor properties.<\/p>\n <\/p>\n In Blech Effect analysis, the Calibre PERC solution provides access to the measured EM length for any interconnect tree. If the longest path of the interconnect tree is less than the Blech Length, the tool returns a current density constraint of some very large value, which acts as a constraint waiver for this resistor with a segment on an immortal interconnect tree.<\/p>\n <\/p>\n Hydrostatic stress analysis must be performed on each interconnect tree. For each node, the Calibre PERC tool compares \u03c3i to \u03c3crit. For any interconnect tree where \u03c3i \u2265 \u03c3crit , the interconnect tree and its individual nodes can then be highlighted in a layout viewer, as well as possible EM failure locations. The determination of \u03c3crit is a function of process technology and segment geometry, and ideally should be provided by the foundry.<\/p>\n <\/p>\n Once the EM analysis is complete, an importantaspect of ensuring reliability is debugging any errors or issues. Figure 3 demonstrates the debugging of EM violations by grouping and sorting them, then using colormaps to see current density violations\/severity on the layout.<\/p>\n <\/p>\n Combining hydrostatic stress analysis with Blech Effect and current density analysis provides a well-rounded platform for the prediction of EM failure, allowing designers to filter out trees that are considered immortal. With the knowledge gained from such analyses, design rules can be modified to eliminate or minimize EM conditions in future designs. Using a reliability analysis tool like the Calibre PERC solution, designers can be more confident that their layouts are resistant to the long-term effects of EM, and will perform as designed for the intended lifetime of the product.<\/p>\n <\/p>\n Author<\/strong>![\"10705](\"https:\/\/blogs.sw.siemens.com\/wp-content\/uploads\/sites\/50\/2016\/01\/10705-Banner.jpg\")
<\/a><\/p>\n<\/a><\/p>\nFigure 1: EM is caused by the momentum transfer from electrons moving in a wire. (source: Wikipedia)<\/h4>\n
<\/a><\/p>\nFigure 2: Automated EM analysis flow.<\/h4>\n
<\/a><\/p>\nFigure 3: Debugging EM violations<\/h4>\n
\nDina Medhat is a technical lead for Calibre Design Solutions at Mentor Graphics. She has been with Mentor Graphics for ten years in various product and technical marketing roles. She holds a BS and an MS from Ain Shames University in Cairo, Egypt.<\/p>\n